CLOCK JITTER MEASUREMENT CIRCUIT AND SEMICONDUCTOR DEVICE INCLUDING THE SAME
Abstract:
A circuit for measuring clock jitter includes: an internal signal generator configured to generate an internal clock signal and a single pulse signal, respectively synchronized with an input clock signal; a plurality of delay units being connected in series with each other and configured to generate respective delayed clock signals; a plurality of latch circuits configured to latch the single pulse signal in synchronization with the respective delayed clock signals, and output sampling signals; and a count sub-circuit configured to output a count value resulting from counting a number of active sampling signals of the sampling signals.
Information query
Patent Agency Ranking
0/0