REDUCING NETWORK LATENCY DURING LOW POWER OPERATION
Abstract:
In an embodiment, a method includes identifying a core of a multicore processor to which an incoming packet that is received in a packet buffer is to be directed, and if the core is powered down, transmitting a first message to cause the core to be powered up prior to arrival of the incoming packet at a head of the packet buffer. Other embodiments are described and claimed.
Public/Granted literature
Information query
Patent Agency Ranking
0/0