Invention Application
- Patent Title: MANUFACTURING PROCESS OF ELEMENT CHIP
-
Application No.: US15811733Application Date: 2017-11-14
-
Publication No.: US20180174908A1Publication Date: 2018-06-21
- Inventor: Hidehiko KARASAKI , Hidefumi SAEKI , Atsushi HARIKAI
- Applicant: Panasonic Intellectual Property Management Co., Ltd.
- Priority: JP2016-243325 20161215
- Main IPC: H01L21/78
- IPC: H01L21/78 ; H01L21/268

Abstract:
A manufacturing process of an element chip comprises a preparation step for preparing a substrate, the substrate including first and second streets crossing each other to define a plurality of element regions. Also, it comprises a first shallow-groove formation step for radiating a laser beam along the first streets to form a plurality of first shallow grooves being shallower than a thickness of the substrate, a second shallow-groove formation step for radiating the laser beam along the second streets to form a plurality of second shallow grooves being shallower than a thickness of the substrate, a first groove formation step for radiating the laser beam along the first shallow grooves to form a plurality of first grooves, and a plasma dicing step for etching the substrate along the first grooves and the second shallow grooves by a plasma exposure to dice the substrate into a plurality of element chips.
Public/Granted literature
- US10147646B2 Manufacturing process of element chip Public/Granted day:2018-12-04
Information query
IPC分类: