- 专利标题: CONTROL OF WARPAGE USING ABF GC CAVITY FOR EMBEDDED DIE PACKAGE
-
申请号: US16849707申请日: 2020-04-15
-
公开(公告)号: US20200251426A1公开(公告)日: 2020-08-06
- 发明人: Digvijay A. RAORANE , Ian En Yoon CHIN , Daniel N. SOBIESKI
- 申请人: Intel Corporation
- 主分类号: H01L23/00
- IPC分类号: H01L23/00 ; H01L23/498 ; H01L21/50
摘要:
Embodiments include semiconductor device packages and methods of forming such packages. In an embodiment, the package may include a die-side reinforcement layer with a cavity formed through the die-side reinforcement layer. A die having a first side and an opposite second side comprising a device side may be positioned in the cavity with the first side of the die being substantially coplanar with a first side of the die-side reinforcement layer. In an embodiment, a build-up structure may be coupled to a second side of the die. Embodiments include a build-up structure that includes a plurality of alternating layers of patterned conductive material and insulating material.
公开/授权文献
信息查询
IPC分类: