- 专利标题: SCAN OPTIMIZATION FROM STACKING MULTIPLE RELIABILITY SPECIFICATIONS
-
申请号: US17141964申请日: 2021-01-05
-
公开(公告)号: US20210125675A1公开(公告)日: 2021-04-29
- 发明人: Ankit Vinod Vashi , Harish Reddy Singidi , Kishore Kumar Muchherla
- 申请人: Micron Technology, Inc.
- 申请人地址: US ID Boise
- 专利权人: Micron Technology, Inc.
- 当前专利权人: Micron Technology, Inc.
- 当前专利权人地址: US ID Boise
- 主分类号: G11C16/34
- IPC分类号: G11C16/34 ; G11C11/406 ; G11C16/26 ; G11C29/10 ; G06F11/00 ; G11C16/10
摘要:
A variety of applications can include systems and/or methods of optimizing results from scanning a memory device, where the memory device has stacked multiple reliability specifications. Information about a block of multiple blocks of a memory device can be logged, where the information is associated with a combination of reliability specifications. A refresh of the block can be triggered based on exceeding a threshold condition for the combination of reliability specifications. Additional apparatus, systems, and methods are disclosed.
公开/授权文献
信息查询