Invention Application
- Patent Title: SCALABLE HIGH-PERFORMANCE PACKAGE ARCHITECTURE USING PROCESSOR-MEMORY-PHOTONICS MODULES
-
Application No.: US17067069Application Date: 2020-10-09
-
Publication No.: US20220115362A1Publication Date: 2022-04-14
- Inventor: Debendra MALLIK , Ravindranath MAHAJAN , Dipankar DAS
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Main IPC: H01L25/16
- IPC: H01L25/16 ; H01L23/32 ; H05K7/10 ; G02B6/42

Abstract:
A processor package module comprises a processor-memory stack including one or more compute die stacked and interconnected with a memory stack on a substrate. One or more photonic die is on the substrate to transmit and receive optical I/O, the one or more photonic die connected to the processor-memory stack and connected to external components through a fiber array. The substrate is mounted into a socket housing, such as a land grid array (LGA) socket. An array of processor package modules are interconnected on a processor substrate via fiber arrays and optical connectors to form a processor chip complex.
Information query
IPC分类: