Invention Application
- Patent Title: Threshold Voltage Tuning for Fin-Based Integrated Circuit Device
-
Application No.: US17734327Application Date: 2022-05-02
-
Publication No.: US20220254687A1Publication Date: 2022-08-11
- Inventor: Chung-Liang Cheng , Wei-Jen Chen , Yen-Yu Chen , Ming-Hsien Lin
- Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsin-Chu
- Main IPC: H01L21/8234
- IPC: H01L21/8234 ; H01L21/3213 ; H01L27/092 ; H01L21/8238 ; H01L21/02 ; H01L27/088

Abstract:
Methods for tuning threshold voltages of fin-like field effect transistor (FinFET) devices are disclosed herein. An exemplary integrated circuit device includes a high voltage n-type FinFET, a high voltage p-type FinFET, a low voltage n-type FinFET, and a low voltage p-type FinFET. Threshold voltages of the high voltage n-type FinFET and the high voltage p-type FinFET are greater than threshold voltages of the low voltage n-type FinFET and the low voltage p-type FinFET, respectively. The high voltage n-type FinFET, the high voltage p-type FinFET, the low voltage n-type FinFET, and the low voltage p-type FinFET each include a threshold voltage tuning layer that includes tantalum and nitrogen. Thicknesses of the threshold voltage tuning layer of the low voltage n-type FinFET and the low voltage p-type FinFET are less than thicknesses of the threshold voltage tuning layer of the high voltage n-type FinFET and the high voltage p-type FinFET, respectively.
Public/Granted literature
- US1715826A Staple puller Public/Granted day:1929-06-04
Information query
IPC分类: