Invention Application
- Patent Title: Devices with Reduced Capacitances
-
Application No.: US17382873Application Date: 2021-07-22
-
Publication No.: US20220359263A1Publication Date: 2022-11-10
- Inventor: Yu-Hsin Chan , Cai-Ling Wu , Chang-Wen Chen , Po-Hsiang Huang , Yu-Yu Chen , Kuan-Wei Huang , Jr-Hung Li , Jay Chiu , Ting-Kui Chang
- Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.
- Applicant Address: TW Hsinchu
- Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee Address: TW Hsinchu
- Main IPC: H01L21/768
- IPC: H01L21/768 ; H01L29/417

Abstract:
In one example aspect, the present disclosure is directed to a method. The method includes receiving a workpiece having a conductive feature over a semiconductor substrate, forming a sacrificial material layer over the conductive feature, removing first portions of the sacrificial material layer to form line trenches and to expose a top surface of the conductive feature in one of the line trenches; forming line features in the line trenches, removing second portions of the sacrificial material layer to form gaps between the line features, and forming dielectric features in the gaps, the dielectric features enclosing an air gap.
Public/Granted literature
- US12046506B2 Devices with reduced capacitances Public/Granted day:2024-07-23
Information query
IPC分类: