Invention Publication
- Patent Title: SYSTEM AND METHOD FOR BACKSIDE DEPOSITION OF A SUBSTRATE
-
Application No.: US18581154Application Date: 2024-02-19
-
Publication No.: US20240194516A1Publication Date: 2024-06-13
- Inventor: Ronald Nasman , Gerrit J. Leusink , Rodney L. Robinson , Hoyoung Kang , Daniel Fulford
- Applicant: Tokyo Electron Limited
- Applicant Address: JP Tokyo
- Assignee: Tokyo Electron Limited
- Current Assignee: Tokyo Electron Limited
- Current Assignee Address: JP Tokyo
- Main IPC: H01L21/687
- IPC: H01L21/687 ; C23C16/44 ; C23C16/455 ; C23C16/458 ; C23C16/505 ; H01J37/32 ; H01L21/67

Abstract:
Techniques herein include a process chamber for depositing thin films to backside surfaces of wafers to reduce wafer bowing and distortion. A substrate support provides an annular perimeter seal around the bottom and/or side of the wafer which allows the majority of the substrate backside to be exposed to a process environment. A supported wafer separates the chamber into lower and upper chambers that provide different process environments. The lower section of the processing chamber includes deposition hardware configured to apply and remove thin films. The upper section can remain a chemically inert environment, protecting the existing features on the top surface of the wafer. Multiple exhausts and differential pressures are used to prevent deposition gasses from accessing the working surface of a wafer.
Information query
IPC分类: