发明授权
US4354217A Automatic power disconnect system for wafer scale integrated circuits 失效
用于晶圆级集成电路的自动断电系统

Automatic power disconnect system for wafer scale integrated circuits
摘要:
This disclosure relates to a wafer scale power interconnect system by which defective circuits on the wafer can be automatically disconnected from the power and ground lines supplied to each of the circuits. The disconnect device employs a gate between the power source and the circuit, which gate is controlled by a fuse that can be destroyed by an excessive current thereby opening the gate. The disconnect device may also be just such a fuse or a current limiter.
公开/授权文献
信息查询
0/0