A control state sequencer for controlling the execution of instructions of a microprocessor uses a PLA and a ROM to detect the current control state and instruction being processed by a processing unit and to provide the next control state of the instruction to the processing unit. An initial-state PLA and initial-state ROM detect when a new instruction is to be processed by the processing unit and provides the initial clock state of the new instruction to the processing unit.