发明授权
US4541078A Memory using multiplexed row and column address lines 失效
存储器使用复用的行和列地址行

Memory using multiplexed row and column address lines
摘要:
A memory of rows and columns of memory cells uses a multiplexed input address buffer having output row-column address lines which are coupled to a multiplexer and to column decoders. The multiplexer is coupled to row address decoders and serves to selectively couple the address lines to the row decoders. The address lines typically first carry row address information and then column address information. The use of a common portion of the address lines to couple the address buffer to the column decoders and multiplexer tends to reduce the overall size of the memory and thereby increases yield and reduces cost.
公开/授权文献
信息查询
0/0