发明授权
- 专利标题: Digital data synchronizing circuit
- 专利标题(中): 数字数据同步电路
-
申请号: US422190申请日: 1982-09-23
-
公开(公告)号: US4611335A公开(公告)日: 1986-09-09
- 发明人: Takao Arai , Masaharu Kobayashi , Takashi Takeuchi , Eiji Okubo , Hiroshi Endoh
- 申请人: Takao Arai , Masaharu Kobayashi , Takashi Takeuchi , Eiji Okubo , Hiroshi Endoh
- 申请人地址: JPX Tokyo
- 专利权人: Hitachi, Ltd.
- 当前专利权人: Hitachi, Ltd.
- 当前专利权人地址: JPX Tokyo
- 优先权: JPX56-153700 19810930; JPX56-153705 19810930; JPX56-162835 19811014; JPX56-162836 19811014; JPX56-162837 19811014; JPX56-162838 19811014
- 主分类号: G11B20/10
- IPC分类号: G11B20/10 ; G11B20/14 ; H04L7/033 ; H04L7/04 ; H04L7/02
摘要:
A circuit for reproducing a signal associated with synchronization with a digital data signal. The digital data signal includes a combination of a plurality of pulses each having a predetermined pulse width. The reproducing circuit comprises a logic circuit for discriminating the pulse width of at least one of the plurality of pulses, an oscillator and a frequency divider connected with the oscillator and responsive to the output of the logic circuit to generate a clock signal timed with the output of the logic circuit.