发明授权
US4839846A Apparatus for performing floating point arithmetic operations and rounding the result thereof 失效
用于执行浮点算术运算并舍入其结果的装置

Apparatus for performing floating point arithmetic operations and
rounding the result thereof
摘要:
An operation unit capable of performing round processing at a high speed in a floating point operation. A circuit for detecting an overflow on the condition of a signal representing all 1's in an output of a mantissa shifter and a signal representing round-up, a carry look-ahead circuit and a circuit for generating a round precision signal are provided. When the overflow takes place, the mantissa is produced as "1". The operation unit is compatible to single, double and extended precisions recommended by Institute of Electrical and Electronic Engineers (IEEE).
公开/授权文献
信息查询
0/0