发明授权
US5166604A Methods and apparatus for facilitating scan testing of asynchronous logic circuitry 失效
用于促进异步逻辑电路的扫描测试的方法和装置

Methods and apparatus for facilitating scan testing of asynchronous
logic circuitry
摘要:
Scan testing of asynchronous logic circuitry is facilitated by gating off the asynchronous inputs to flip-flops during scan testing. If desired, the asynchronous inputs which are gated off in this manner may themselves terminals or scan registers during testing. Alternatively, the asynchronous inputs which are gated could be tested by selectively enabling the signals at strategic points during scan testing. The number of input terminals required to control the test mode may be reduced by providing registers for storing test control signals applied to normal input terminals at the beginning of a test cycle. Once these test control signals are stored, the normal input terminals are free to return to their normal use.
公开/授权文献
信息查询
0/0