发明授权
US5280474A Scalable processor to processor and processor-to-I/O interconnection
network and method for parallel processing arrays
失效
可扩展处理器到处理器和处理器到I / O互连网络和并行处理阵列的方法
- 专利标题: Scalable processor to processor and processor-to-I/O interconnection network and method for parallel processing arrays
- 专利标题(中): 可扩展处理器到处理器和处理器到I / O互连网络和并行处理阵列的方法
-
申请号: US461492申请日: 1990-01-05
-
公开(公告)号: US5280474A公开(公告)日: 1994-01-18
- 发明人: John R. Nickolls , John Zapisek , Won S. Kim , Jeffery C. Kalb , W. Thomas Blank , Eliot Wegbreit , Kevin Van Horn
- 申请人: John R. Nickolls , John Zapisek , Won S. Kim , Jeffery C. Kalb , W. Thomas Blank , Eliot Wegbreit , Kevin Van Horn
- 申请人地址: CA Sunnyvale
- 专利权人: Maspar Computer Corporation
- 当前专利权人: Maspar Computer Corporation
- 当前专利权人地址: CA Sunnyvale
- 主分类号: G06F15/173
- IPC分类号: G06F15/173 ; G06F15/80 ; H04L12/56
摘要:
A massively parallel computer system is disclosed having a global router network in which pipeline registers are spatially distributed to increase the messaging speed of the global router network. The global router network includes an expansion tap for processor to I/O messaging so that I/O messaging bandwidth matches interprocessor messaging bandwidth. A route-opening message packet includes protocol bits which are treated homogeneously with steering bits. The route-opening packet further includes redundant address bits for imparting a multiple-crossbars personality to router chips within the global router network. A structure and method for spatially supporting the processors of the massively parallel system and the global router network are also disclosed.
公开/授权文献
信息查询