Invention Grant
US5296396A Matrix of EPROM memory cells with a tablecloth structure having an improved capacitative ratio and a process for its manufacture 失效
具有具有改进的电容比的桌布结构的EPROM存储器单元的矩阵及其制造方法

Matrix of EPROM memory cells with a tablecloth structure having an
improved capacitative ratio and a process for its manufacture
Abstract:
The matrix of EPROM memory cells comprises on a semiconductor substrate lines of source and drain parallel and alternated one to another, floating gate areas interposed in a checkerboard pattern between said source and drain lines and control gate lines parallel to one another and perpendicular to said source and drain lines in a superimposed condition with intermediate dielectric and aligned with respect to said floating gate areas. Field oxide areas are provided for, formed on the substrate between one and the other of said control gate lines and side fins of the floating gate areas and of the control gate lines superimposed over said field oxide areas.
Public/Granted literature
Information query
Patent Agency Ranking
0/0