发明授权
- 专利标题: Stacked trench capacitor and a method for making the same
- 专利标题(中): 堆叠沟槽电容器及其制造方法
-
申请号: US74892申请日: 1993-06-11
-
公开(公告)号: US5343354A公开(公告)日: 1994-08-30
- 发明人: Tae-woo Lee , Seon-jun Kim , Yang-ku Lee
- 申请人: Tae-woo Lee , Seon-jun Kim , Yang-ku Lee
- 申请人地址: KRX Kyungki
- 专利权人: Samsung ELectronics Co., Ltd.
- 当前专利权人: Samsung ELectronics Co., Ltd.
- 当前专利权人地址: KRX Kyungki
- 优先权: KRX9210158 19920611
- 主分类号: H01L27/108
- IPC分类号: H01L27/108 ; H01L29/94 ; H01G4/10
摘要:
A stacked trench capacitor including a first trench formed in a semiconductor substrate, an insulating material, preferably BPSG, substantially filling the first trench to thereby define an isolation region of the substrate, a second trench formed in the first trench, the second trench being much narrower and shallower than the first trench, a storage electrode formed on the sidewalls and bottom surface of the second trench, a thin dielectric film formed on the storage electrode, and a plate electrode formed on the thin dielectric film. In a preferred embodiment, the isolation region serves to separate and electrically isolate adjacent memory cells of a semiconductor memory device, each of the memory cells including a MOSFET transistor and a stacked trench capacitor constructed as described above. An impurity region is formed in the substrate adjacent an outer sidewall of the second trench to a depth preferably substantially equal to that of the second trench, the conductivity type of the impurity region being opposite that of the substrate. An upper portion of the impurity region preferably serves as the source region of the MOSFET transistor of the memory cell.
公开/授权文献
信息查询
IPC分类: