发明授权
US5347177A System for interconnecting VLSI circuits with transmission line characteristics 失效
用于将VLSI电路与传输线特性相互连接的系统

System for interconnecting VLSI circuits with transmission line
characteristics
摘要:
This invention provides a means to interconnect high performance CMOS VLSI circuits. LTL (a coined descriptor for describing a novel CMOS interface standard) offers improved performance by providing active threshold control of an input buffer to speed signal capture, and by controlling performance limiting characteristics of signal reflection, ground bounce, receiver overdriving and ringing. These performance limiting characteristics are controlled by providing: level-sensitive impedance control of an output driver, distributed active line termination using impedances of input buffers on a transmission line, and balanced loading using closed-loop transmission lines.
信息查询
0/0