发明授权
US5513377A Input-output element has self timed interface using a received clock signal to individually phase aligned bits received from a parallel bus 失效
输入输出元件具有使用接收的时钟信号的自定时接口,以对从并行总线接收的单独的相位对准位

Input-output element has self timed interface using a received clock
signal to individually phase aligned bits received from a parallel bus
摘要:
An enhanced input-output element has a self-timed interface (STI) in which a clock signal clocks bit serial data onto a parallel, electrically conductive bus and the clock signal is transmitted on a separate line of the bus. The received data on each line of the bus is individually phase aligned with the clock signal to provide a cost effective, modular, broadband, input/output element that can serve economically two channels and is modularly scalable to serve several hundred channels.
公开/授权文献
信息查询
0/0