A control circuit which allows computer systems to modify signal timing relationships in the hardware via programmable ports in the system, thereby allowing timing adjustments to be made without effecting motherboard hardware. The control circuit includes a plurality of delay devices configured to provide a plurality of delays under program control. The control circuit is adapted to extend the duration of a write signal to enable data to be latched, normally on the trailing edge of the write signal to avoid latching invalid data.