An adder is described. The adder generates a block generate signal after one domino gate delay. The adder can also generate a carry out signal, generate a first plurality of sum signals in response to the carry out signal, generate a block generate signal, generate a group generate signal, and generate a second plurality of sum signals in response to the carry out signal, block generate signal and group generate signal.