发明授权
US5615168A Method and apparatus for synchronized pipeline data access of a memory
system
失效
用于存储器系统的同步流水线数据访问的方法和装置
- 专利标题: Method and apparatus for synchronized pipeline data access of a memory system
- 专利标题(中): 用于存储器系统的同步流水线数据访问的方法和装置
-
申请号: US538085申请日: 1995-10-02
-
公开(公告)号: US5615168A公开(公告)日: 1997-03-25
- 发明人: George M. Lattimore , Michael K. Ciraula , Manoj Kumar , Joseph M. Poplawski, Jr. , Dieter F. Wendel , Friedrich Wernicke
- 申请人: George M. Lattimore , Michael K. Ciraula , Manoj Kumar , Joseph M. Poplawski, Jr. , Dieter F. Wendel , Friedrich Wernicke
- 申请人地址: NY Armonk
- 专利权人: International Business Machines Corporation
- 当前专利权人: International Business Machines Corporation
- 当前专利权人地址: NY Armonk
- 主分类号: G11C7/10
- IPC分类号: G11C7/10 ; G11C7/00
摘要:
A method and apparatus for providing single clock cycle pipelined access of a memory system, which combines synchronization and self resetting techniques, includes an array of memory cells that are arranged into columns and rows and intercoupled by bit lines and word lines. The memory system also includes an address decoder and a sense enable circuit. The address decoder, upon receiving an address, interprets the address to enable a particular word line, or word lines, and to disable precharging of a bit line, or bit lines. With the word line active, the sense enable circuit generates a sense enable signal when the clock signal has encountered a transitional edge, or is in an active state. When the sense enable signal is active, the sense amplifier reads the data from the addressed memory cell via the bit lines to produce output data.
公开/授权文献
信息查询