发明授权
- 专利标题: Method for forming thin film transistor
- 专利标题(中): 薄膜晶体管的形成方法
-
申请号: US216277申请日: 1994-03-23
-
公开(公告)号: US5650338A公开(公告)日: 1997-07-22
- 发明人: Shunpei Yamazaki , Hongyong Zhang , Hideki Uochi , Hiroki Adachi , Yasuhiko Takemura
- 申请人: Shunpei Yamazaki , Hongyong Zhang , Hideki Uochi , Hiroki Adachi , Yasuhiko Takemura
- 申请人地址: JPX Kanagawa
- 专利权人: Semiconductor Energy Laboratory Co., Ltd.
- 当前专利权人: Semiconductor Energy Laboratory Co., Ltd.
- 当前专利权人地址: JPX Kanagawa
- 优先权: JPX3-238713 19910826; JPX4-30220 19920121; JPX5-089118 19930324; JPX5-089119 19930324
- 主分类号: H01L21/336
- IPC分类号: H01L21/336 ; H01L21/84
摘要:
In film forming of thin film semiconductors (TFTs), a gate electrode having an anodic-oxidizable material is formed on a substrate, and the surface of the gate electrode is oxidized by anodic oxidation in an electrolytic solution so that the surface of the gate electrode is coated with an insulating film. The doping is performed using the gate electrode and the anodic oxide film as a mask, to form a source and a drain region. Then, when the laminate is again dipped in an electrolytic solution, and a voltage is applied to the gate electrode so that a current curing produces in the laminate. During the current curing, a positive voltage is preferably applied to the gate electrode for N-channel TFTs and a negative voltage is preferably to the gate electrode for P-channel TFTs. After the doping, the source and the drain region is activated by laser annealing or the like, prior to the current curing.
公开/授权文献
- US6157209A Loadable up-down counter with asynchronous reset 公开/授权日:2000-12-05
信息查询
IPC分类: