发明授权
US5657284A Apparatus and method for testing for defects between memory cells in packaged semiconductor memory devices 失效
用于测试封装的半导体存储器件中的存储器单元之间的缺陷的装置和方法

  • 专利标题: Apparatus and method for testing for defects between memory cells in packaged semiconductor memory devices
  • 专利标题(中): 用于测试封装的半导体存储器件中的存储器单元之间的缺陷的装置和方法
  • 申请号: US531226
    申请日: 1995-09-19
  • 公开(公告)号: US5657284A
    公开(公告)日: 1997-08-12
  • 发明人: Ray Beffa
  • 申请人: Ray Beffa
  • 申请人地址: ID Boise
  • 专利权人: Micron Technology, Inc.
  • 当前专利权人: Micron Technology, Inc.
  • 当前专利权人地址: ID Boise
  • 主分类号: G11C29/34
  • IPC分类号: G11C29/34 G11C29/50 G11C13/00 G11C5/14
Apparatus and method for testing for defects between memory cells in
packaged semiconductor memory devices
摘要:
A semiconductor memory device includes a die having a semiconductor memory circuit formed thereon and a plurality of pads at the periphery of the die that are electrically coupled to the circuit. Electrically conductive leads have a pin end for external coupling, and a free end electrically connected by bond wires to certain pads on the die. An encapsulating material such as epoxy encapsulates the die, bond wires and free ends of the leads to form a packaged chip. A superfluous lead such as a redundant voltage supply lead or non-connected lead is coupled, by means of a bond wire, to a pad that, in turn, is coupled to a voltage boosting circuit on the die. The voltage boosting circuit is coupled to row lines in the semiconductor memory circuit to provide boosted voltage thereto. External power can thereby be provided to the row lines, through the voltage boosting circuits, to simultaneously enable at least half of the row lines during stress testing of the chip. The arrangement allows for efficient testing for cell-to-cell defects while the die is in packaged chip form.
公开/授权文献
信息查询
0/0