A semiconductor memory device including at least two boosting voltage circuits which independently boost a supply voltage power level to a boosted voltage power level. A plurality of memory cell arrays each input the supply voltage power and store information therein. Driving circuits are connected to each of the memory cell arrays and supply the boosted voltage power to the memory cell arrays, the number of driving circuits preferably corresponding to the number of the boosting voltage circuits.