发明授权
- 专利标题： Computer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interrupts
- 专利标题（中）： 具有分布式管道控制的计算机处理器，允许功能单元在保持精确中断的同时完成操作
-
申请号： US380736申请日： 1995-01-30
-
公开(公告)号： US5682492A公开(公告)日： 1997-10-28
- 发明人: Harold L. McFarland , David R. Stiles , Korbin S. Van Dyke , Shrenik Mehta , John Gregory Favor , Dale R. Greenley , Robert A. Cargnoni
- 申请人： Harold L. McFarland , David R. Stiles , Korbin S. Van Dyke , Shrenik Mehta , John Gregory Favor , Dale R. Greenley , Robert A. Cargnoni
- 申请人地址： CA Sunnyvale
- 专利权人： Advanced Micro Devices, Inc.
- 当前专利权人： Advanced Micro Devices, Inc.
- 当前专利权人地址： CA Sunnyvale
- 主分类号： G06F9/30
- IPC分类号： G06F9/30 ; G06F9/308 ; G06F9/318 ; G06F9/34 ; G06F9/355 ; G06F9/38 ; G06F11/36 ; G06F15/78
摘要：
A pipeline control system is distributed over the functional units (15, 17, 20, 25) in a processor (10). Decoder logic (12) issues operations, each with an associated tag, to the functional units, with up to n operations allowed to be outstanding. The units execute the operations and report termination information back to the decoder logic, but do not irrevocably change the state of the machine. Based on the termination information, the decoder logic retires normally terminated operations in order. If an operation terminates abnormally, the decoder logic instructs the units to back out of those operations that include and are later than the operation that terminated abnormally.
公开/授权文献
- US4543657A Synchronizing of clocks 公开/授权日：1985-09-24
信息查询
