- 专利标题: On-chip memory redundancy circuitry for programmable non-volatile memories, and methods for programming same
-
申请号: US802376申请日: 1997-02-19
-
公开(公告)号: US5751647A公开(公告)日: 1998-05-12
- 发明人: James E. O'Toole
- 申请人: James E. O'Toole
- 申请人地址: ID Boise
- 专利权人: Micron Technology, Inc.
- 当前专利权人: Micron Technology, Inc.
- 当前专利权人地址: ID Boise
- 主分类号: G11C16/02
- IPC分类号: G11C16/02 ; G11C16/06 ; G11C29/00 ; G11C29/04 ; G11C29/44 ; G11C29/52 ; G11C7/00
摘要:
A programmable non-volatile memory device includes a memory array of addressable memory cells and multiple redundant memory cells for replacing defective memory cells in the memory array. To program the memory device, data is written to one or more of the addressable memory cells in the memory array. In the event that the data is not validly written into the address memory cells, repeated attempts are made to program the same memory cells. The memory device includes a counter for counting the number of times the same memory cells are accessed for programming purposes. When a predetermined number of such programming cycles is achieved, the address memory cells are determined to be defective. A redundancy address matching circuit is enabled at this point to replace the defective memory cells with redundant memory cells that can be validly programmed. The memory device subsequently routes the data to the redundant memory cells instead of the defective memory cells. A system including a programming machine and the programmable non-volatile memory device, and methods for programming such memory devices, are also disclosed.
公开/授权文献
- US5261630A Ejection seat control using aircraft radio altimeter 公开/授权日:1993-11-16
信息查询