发明授权
- 专利标题: Clock signal regenerating circuit
- 专利标题(中): 时钟信号再生电路
-
申请号: US445179申请日: 1995-05-19
-
公开(公告)号: US5754606A公开(公告)日: 1998-05-19
- 发明人: Koji Matsuyama , Yoshiharu Tozawa
- 申请人: Koji Matsuyama , Yoshiharu Tozawa
- 申请人地址: JPX Kanagawa
- 专利权人: Fujitsu Limited
- 当前专利权人: Fujitsu Limited
- 当前专利权人地址: JPX Kanagawa
- 优先权: JPX6-129996 19940613
- 主分类号: H04L7/00
- IPC分类号: H04L7/00 ; H03L7/081 ; H03L7/099 ; H04B7/26 ; H04L7/02 ; H04L7/027 ; H04L7/033 ; H03D3/24
摘要:
A clock signal regenerating circuit is provided for use in a receiver for receiving a burst signal or packet signal which is intermittently transmitted in digital radio communications, wherein a regenerated clock signal can be synchronized with a received signal having a short preamble. An edge extracting unit extracts an edge of the received signal and thereby detects synchronization timing involved in the received signal. A reference signal generating unit previously generates a plurality of quasi-reference signals having respective different phases and an identical frequency, and a selecting/outputting unit selects a quasi-reference signal having a phase closest to the synchronization timing involved in the received signal from among the quasi-reference signals, and outputs the selected signal as a clock signal for the receiver. Thus, the clock signal is not gradually synchronized with the synchronization timing involved in the received signal, but can be immediately synchronized with timing relatively close to the synchronization timing.
公开/授权文献
- US6147082A Chalcones having antiproliferative activity 公开/授权日:2000-11-14
信息查询