Invention Grant
US5955770A Method of forming raised source/drain regions in an integrated circuit 失效
在集成电路中形成凸起的源极/漏极区域的方法

Method of forming raised source/drain regions in an integrated circuit
Abstract:
A method is provided for forming a planar transistor of a semiconductor integrated circuit, and an integrated circuit formed according to the same. A plurality of field oxide regions are formed overlying a substrate electrically isolating a plurality of transistors encapsulated in a dielectric. LDD regions are formed in the substrate adjacent the transistors and the field oxide regions. Doped polysilicon raised source and drain regions are formed overlying the LDD regions and a tapered portion of the field oxide region and adjacent the transistor. These polysilicon raised source and drain regions will help to prevent any undesired amount of the substrate silicon from being consumed, reducing the possibility of junction leakage and punchthrough as well as providing a more planar surface for subsequent processing steps.
Public/Granted literature
Information query
Patent Agency Ranking
0/0