发明授权
US6016549A Peripheral unit having at least two sequencer circuits configured to control data transfers for power saving 失效
外围单元具有至少两个定序器电路,其被配置为控制数据传输以节省功率

Peripheral unit having at least two sequencer circuits configured to
control data transfers for power saving
摘要:
It is the object of the present invention to provide an improved peripheral unit, incorporating an MPU, that can reduce power consumption appropriately in accordance with mode transition when a host command from a host computer system is being processed, and a control method therefor. An MPU that requires a large amount of power, for example, is activated only when necessary, such as for the processing of a command (host command) from a computer system (host), and is deactivated during all other periods, by relinquishing the right of controlling of the operations to the respective sequencer circuits. The first sequencer circuit is activated only when necessary, such as for the transfer of data to the computer system. For the hardware operation of a device (e.g., writing data to or reading data from the device), the first sequencer circuit is deactivated, relinquishing the control right of that operation to the second sequencer circuit. On the other hand, for the transfer of data to the computer system, the second sequencer circuit is deactivated, relinquishing the control right of that operation to the first sequencer circuit. The respective circuits in the peripheral unit can be deactivated any time as needed in accordance with the state of the data transfer operation, which is performed between the host computer system and the peripheral unit.
公开/授权文献
信息查询
0/0