Invention Grant
US6023767A Method for verifying hold time in integrated circuit design 失效
验证集成电路设计中的保持时间的方法

Method for verifying hold time in integrated circuit design
Abstract:
A method for verifying proper communication between a first circuit and a second circuit of an electronic device. First it is determined which global clocks the first circuit and the second circuit are timed by. Then, the clock signal is shifted between the first and second storage circuits by an amount equal to or greater than a global clock skew budget of the device if it is determined that the first and second storage circuits are timed by different global clocks. Finally, verifying proper operation of the second circuit against a local clock skew budget of the device is done.
Public/Granted literature
Information query
Patent Agency Ranking
0/0