发明授权
- 专利标题: Vertical MOS transistor
- 专利标题(中): 垂直MOS晶体管
-
申请号: US09767502申请日: 2001-01-23
-
公开(公告)号: US06495884B2公开(公告)日: 2002-12-17
- 发明人: Hirofumi Harada , Jun Osanai
- 申请人: Hirofumi Harada , Jun Osanai
- 优先权: JP2000-080756 20000322
- 主分类号: H01L2972
- IPC分类号: H01L2972
摘要:
There are provided a vertical MOS transistor in which a high frequency characteristic is improved by reducing a feedback capacitance, and a method of manufacturing the same. When a gate voltage is applied to a gate electrode, a channel is formed in a p− epitaxial growth layer along a trench, and an electron current flows from an n+ drain layer to the p− epitaxial growth layer. In this case, an overlapping area between a gate and the drain layer through a gate oxide film is smaller than prior art, and the capacitance between the gate and the drain layer is smaller than the prior art. Thus, the feedback capacitance becomes small and the high frequency characteristic is improved. Further, since a portion of the gate oxide film at the bottom of the trench is thicker than the portion at the side wall, the distance between the gate and the n+ semiconductor substrate becomes larger than the prior art, and the capacitance formed between the gate and the n+ semiconductor substrate is smaller than the prior art. Thus, the high frequency characteristic is improved as compared with the prior art.
公开/授权文献
- US20010025986A1 Vertical MOS transistor 公开/授权日:2001-10-04
信息查询