发明授权
- 专利标题: Semiconductor memory apparatus using tunnel magnetic resistance elements
- 专利标题(中): 使用隧道磁阻元件的半导体存储装置
-
申请号: US10046811申请日: 2002-01-15
-
公开(公告)号: US06678187B2公开(公告)日: 2004-01-13
- 发明人: Tadahiko Sugibayashi , Noboru Sakimura , Takeshi Honda
- 申请人: Tadahiko Sugibayashi , Noboru Sakimura , Takeshi Honda
- 优先权: JP2001-007946 20010116
- 主分类号: G11C1100
- IPC分类号: G11C1100
摘要:
A semiconductor memory apparatus using tunnel magnetic resistance elements comprises a plurality of cell arrays. When data is read from a cell in one of the cell array, a word line connected to the cell is connected to a voltage source, a bit line connected to the cell is connected to an input of a sense amplifier, word lines in the cell array concerned except for the word line connected to the cell and bit lines in the cell array concerned except for the bit line connected to the cell are isolated. A subtracter subtracts an offset current which is generated in another cell array from a current flowing from the bit line connected the cell. An integrator integrates the result of the subtraction. A comparator, a read current value register, and a reference value register performs self-reference reading method on the result of the integration.
公开/授权文献
信息查询