发明授权
- 专利标题: Semiconductor integrated circuits and fabricating method thereof
- 专利标题(中): 半导体集成电路及其制造方法
-
申请号: US10411282申请日: 2003-04-11
-
公开(公告)号: US06693792B2公开(公告)日: 2004-02-17
- 发明人: Yasuhiro Shimamoto , Hiroshi Miki , Masahiko Hiratani
- 申请人: Yasuhiro Shimamoto , Hiroshi Miki , Masahiko Hiratani
- 优先权: JP2001-112159 20010411
- 主分类号: H01G406
- IPC分类号: H01G406
摘要:
A capacitor having an equivalent thickness of 3.0 nm or less, with a sufficient static capacitance and less leakage current in a reduced size, constituted by stacking an interfacial film 21 having a physical thickness of 2.5 nm or more for suppressing tunnel leakage current and a high dielectric film 22 comprising tantalum pentaoxide on lower electrode 19, 20 comprising rugged polycrystal silicon film, the interfacial film 21 comprising a nitride film formed by an LPCVD method, for example, from Al2O3, a mixed phase of Al2O3 and SiO2, ZrSiO4, HfSiO4, a mixed phase of Y2O3 and SiO2, and a mixed phase of La2O3 and SiO2.
公开/授权文献
信息查询