发明授权
US06885597B2 Sensing test circuit 失效
感应测试电路

Sensing test circuit
摘要:
A test circuit for testing differential read signals during a memory access is disclosed. The test circuit is coupled to a pair of bit lines. During a read access, a selected memory cell produces a differential read signal on the bit lines. When the test circuit is activated, the magnitude of the differential read signal is varied. This enables easy testing of read signal margins in, for example, memory ICs.
公开/授权文献
信息查询
0/0