There is provided a digital delay locked loop (DLL) which is capable of minimizing a jitter by predicting and detecting a maximum jitter timing. The digital delay locked loop includes: a clock generator for generating a source clock and a reference clock; a delay line provided with a plurality of unit delays, for delaying the source clock by a predetermined time; a delay model for reflecting a delay time of an actual internal circuit to an output of the delay line; a phase comparator for comparing a phase of the reference clock with a phase of a feedback clock outputted from the delay model; a jitter detector for detecting a maximum jitter timing in response to a phase comparison signal outputted from the phase comparator and generating a multi-delay enable signal; and a delay controller for controlling a delay amount of the delay line by unit-delay unit or multi-delay unit in response to the phase comparison signal and the multi-delay enable signal.