- 专利标题: Method for fabricating semiconductor device
-
申请号: US10396505申请日: 2003-03-26
-
公开(公告)号: US07109095B2公开(公告)日: 2006-09-19
- 发明人: Hidenori Notake , Teruhito Ohnishi , Akira Asai , Shigetaka Aoki
- 申请人: Hidenori Notake , Teruhito Ohnishi , Akira Asai , Shigetaka Aoki
- 申请人地址: JP Osaka
- 专利权人: Matsushita Electric Industrial Co., Ltd.
- 当前专利权人: Matsushita Electric Industrial Co., Ltd.
- 当前专利权人地址: JP Osaka
- 代理机构: McDermott Will & Emery LLP
- 优先权: JP2002-099163 20020401
- 主分类号: H01L21/20
- IPC分类号: H01L21/20
摘要:
Immediately after a Si/SiGe film containing a contaminant is formed over all surfaces of a substrate by epitaxial growth, a portion of the Si/SiGe film formed to the back surface side of the substrate is removed by wet etching. In addition, the Si/SiGe film is subjected to processing with heating in a container, after which a dummy run is carried out in the container. These processings prevent secondary wafer contamination through a stage, a robot arm or a vacuum wand for handling a wafer and the contamination of the container also used in the fabrication process of a semiconductor device free from any group IV element but Si.
公开/授权文献
- US20030186516A1 Method for fabricating semiconductor device 公开/授权日:2003-10-02
信息查询
IPC分类: