Invention Grant
US07234089B2 Tristate buses 有权
三通巴士

Tristate buses
Abstract:
Circuitry for testing and implementing a distributed tristate bus, the circuitry being configured in the testing mode, when a first signal is supplied to a first enable input and a test enable signal is operative, the cascade circuitry outputs a cascade out signal to the cascade input via the cascade output, causing the second cascade circuitry to disable the enable input of the second tristate cell, thereby to reduce the possibility of contention of the data bus during scan testing.
Public/Granted literature
Information query
Patent Agency Ranking
0/0