发明授权
US07253660B1 Multiplexing device including a hardwired multiplexer in a programmable logic device
有权
多路复用器件包括可编程逻辑器件中的硬连线多路复用器
- 专利标题: Multiplexing device including a hardwired multiplexer in a programmable logic device
- 专利标题(中): 多路复用器件包括可编程逻辑器件中的硬连线多路复用器
-
申请号: US10305886申请日: 2002-11-27
-
公开(公告)号: US07253660B1公开(公告)日: 2007-08-07
- 发明人: Paul Leventis , Bruce Pedersen , Chris Lane , Srinivas Reddy , David Lewis
- 申请人: Paul Leventis , Bruce Pedersen , Chris Lane , Srinivas Reddy , David Lewis
- 申请人地址: US CA San Jose
- 专利权人: Altera Corporation
- 当前专利权人: Altera Corporation
- 当前专利权人地址: US CA San Jose
- 代理机构: Beyer Weaver LLP
- 主分类号: H01L25/00
- IPC分类号: H01L25/00 ; H03K19/177
摘要:
A multiplexing device is described. In one embodiment, the multiplexing device includes: a hardwired multiplexer including a plurality of input terminals; a plurality of select terminals; and at least one output terminal, where the plurality of input terminals are coupled to a plurality of block input lines or a plurality of functional element input terminals. In one embodiment, the plurality of input terminals are hardwired to the plurality of block input lines or the plurality of functional element input terminals. In one embodiment, the plurality of select terminals are coupled to a second plurality of functional element input terminals or a plurality of functional element output terminals. In one embodiment, the plurality of block input lines include a plurality of logic array block (LAB) lines, the plurality of functional element input terminals include a plurality of logic element (LE) input terminals, and the plurality of functional element output terminals include LE output terminals. In another embodiment the multiplexing device includes: a hardwired multiplexer including a plurality of data signal input terminals; and a first plurality of LEs including a first plurality of LE output terminals, where the plurality of data signal input terminals are coupled to the first plurality of LE output terminals.
信息查询
IPC分类: