Invention Grant
US07323393B2 Method of reducing film stress on overlay mark 有权
降低覆膜标记膜应力的方法

Method of reducing film stress on overlay mark
Abstract:
An integrated circuit capable of operating despite a profile shift is disclosed. Overlay marks on the integrated circuit are surrounded by a trench that tends to relieve the effect of a profile shift caused by stress applied to the integrated circuit. The position of the overlay marks tends, therefore, not to be affected by the stress.
Public/Granted literature
Information query
Patent Agency Ranking
0/0