发明授权
US07334169B2 Generation of test mode signals in memory device with minimized wiring 失效
在最小化布线的情况下在存储器件中产生测试模式信号

Generation of test mode signals in memory device with minimized wiring
摘要:
A memory device includes a plurality of test mode signal generating units and a plurality of test circuits. Each test mode signal generating unit generates a respective test mode signal for a respective test circuit. The test mode signal generating units generate the test mode signals in series for the test circuits. Each test mode signal generating unit may be disposed within a respective test circuit such that wiring is not necessary from the source of the test mode signals to the test circuits.
信息查询
0/0