Invention Grant
- Patent Title: Method of writing to non-volatile semiconductor memory device storing information depending on variation in level of threshold voltage
- Patent Title (中): 写入根据阈值电压电平变化存储信息的非易失性半导体存储器件的方法
-
Application No.: US11488621Application Date: 2006-07-19
-
Publication No.: US07376016B2Publication Date: 2008-05-20
- Inventor: Takeshi Kajimoto , Takeshi Nakayama , Shinichi Kobayashi , Takashi Kono
- Applicant: Takeshi Kajimoto , Takeshi Nakayama , Shinichi Kobayashi , Takashi Kono
- Applicant Address: JP Tokyo
- Assignee: Renesas Technology Corp.
- Current Assignee: Renesas Technology Corp.
- Current Assignee Address: JP Tokyo
- Agency: McDermott Will & Emery LLP
- Priority: JP2005-209648 20050720
- Main IPC: G11C11/34
- IPC: G11C11/34

Abstract:
In a flash memory, after an initial write operation ends, each bit line associated with a memory cell subjected to a write is precharged and each bit line associated with a memory cell that is not subjected to the write is discharged and verified to detect a memory cell low in threshold voltage and a memory cell thus detected is subjected to an additional write. The verification can be verified without being affected by a current flowing through the memory cell that is not subjected to the write. All memory cells can have their respective threshold voltages set accurately.
Public/Granted literature
Information query