发明授权
- 专利标题: Data processor
- 专利标题(中): 数据处理器
-
申请号: US11130218申请日: 2005-05-17
-
公开(公告)号: US07398406B2公开(公告)日: 2008-07-08
- 发明人: Takanobu Naruse , Hirokatsu Noguchi , Kazuhide Kawade , Yoshiyuki Matsumoto
- 申请人: Takanobu Naruse , Hirokatsu Noguchi , Kazuhide Kawade , Yoshiyuki Matsumoto
- 申请人地址: JP Tokyo
- 专利权人: Renesas Technology Corp.
- 当前专利权人: Renesas Technology Corp.
- 当前专利权人地址: JP Tokyo
- 代理机构: Miles & Stockbridge P.C.
- 优先权: JP2004-158822 20040528
- 主分类号: G06F1/00
- IPC分类号: G06F1/00 ; G06F1/26 ; G06F11/00
摘要:
It is aimed at providing a data processor capable of suppressing a sudden current change from the viewpoint of a synchronization clock. A data processor 1 comprises a clock pulse generation circuit and a circuit module operating on input clock signal CLKi output from the clock pulse generation circuit. In case of restoration from a power-on reset period or a standby state, the clock pulse generation circuit stepwise changes frequencies of the clock signal from low to high frequencies. This makes it possible to prevent a power supply current from suddenly increasing in case of restoration from the power-on reset period or the standby state.
公开/授权文献
- US20050268130A1 Data processor 公开/授权日:2005-12-01