Invention Grant
US07484151B2 Method and apparatus for testing logic circuit designs 失效
用于测试逻辑电路设计的方法和装置

Method and apparatus for testing logic circuit designs
Abstract:
Disclosed is a logic testing system that includes a decompressor and a tester in communication with the decompressor. The tester is configured to store a seed and locations of scan inputs and is further configured to transmit the seed and the locations of scan inputs to the decompressor. The decompressor is configured to generate a test pattern from the seed and the locations of scan inputs. The decompressor includes a first test pattern generator, a second test pattern generator, and a selector configured to select the test pattern generated by the first test pattern generator or the test pattern generated by the second test pattern generator using the locations of scan inputs.
Public/Granted literature
Information query
Patent Agency Ranking
0/0