发明授权
- 专利标题： Method and mechanism for implementing electronic designs having power information specifications background
- 专利标题（中）： 实现具有电力信息规格背景的电子设计的方法和机制
-
申请号： US11590657申请日： 2006-10-30
-
公开(公告)号： US07739629B2公开(公告)日： 2010-06-15
- 发明人: Qi Wang , Ankur Gupta , Pinhong Chen , Christina Chu , Manish Pandey , Huan-Chih Tsai , Sandeep Bhatia , Yonghao Chen , Steven Sharp , Vivek Chickermane , Patrick Gallagher
- 申请人： Qi Wang , Ankur Gupta , Pinhong Chen , Christina Chu , Manish Pandey , Huan-Chih Tsai , Sandeep Bhatia , Yonghao Chen , Steven Sharp , Vivek Chickermane , Patrick Gallagher
- 申请人地址： US CA San Jose
- 专利权人： Cadence Design Systems, Inc.
- 当前专利权人： Cadence Design Systems, Inc.
- 当前专利权人地址： US CA San Jose
- 代理商 Stephen C. Durant
- 主分类号： G06F17/50
- IPC分类号： G06F17/50
摘要：
A method of adding power control circuitry to a circuit design at each of an RTL and a netlist level comprising: demarcating multiple power domains within the circuit design; specifying multiple power modes each power mode corresponding to a different combination of on/off states of the multiple demarcated power domains; and defining isolation behavior relative to respective power domains.
公开/授权文献
信息查询
