Invention Grant
US07768294B2 Pulse latch circuit and semiconductor integrated circuit 失效
脉冲锁存电路和半导体集成电路

Pulse latch circuit and semiconductor integrated circuit
Abstract:
The disclosed invention is intended to decrease the power consumption of a pulse latch circuit. A pulse latch circuit that operates in sync with a pulsed clock signal, including a first operation mode in which shifting test pattern scan data is performed and a second operation mode in which shifting the test pattern scan data is not performed, comprises the following circuits: a first latch circuit that is able to latch input data in sync with the clock signal; a second latch circuit that is connected to the first latch circuit and is able to latch the test pattern scan data to be shifted in sync with the clock signal; and a control circuit that stops supply of the clock signal to the second latch circuit during the second operation mode. By thus stopping the supply of the clock signal to the second latch circuit, decrease the power consumption is achieved.
Public/Granted literature
Information query
Patent Agency Ranking
0/0