Invention Grant
US07790622B2 Methods for removing gate sidewall spacers in CMOS semiconductor fabrication processes
有权
在CMOS半导体制造工艺中去除栅极侧壁间隔物的方法
- Patent Title: Methods for removing gate sidewall spacers in CMOS semiconductor fabrication processes
- Patent Title (中): 在CMOS半导体制造工艺中去除栅极侧壁间隔物的方法
-
Application No.: US11778038Application Date: 2007-07-14
-
Publication No.: US07790622B2Publication Date: 2010-09-07
- Inventor: Kyoung Woo Lee , Ja Hum Ku , Jun Jung Kim , Chong Kwang Chang , Min-Chul Sun , Jong Ho Yang , Thomas W. Dyer
- Applicant: Kyoung Woo Lee , Ja Hum Ku , Jun Jung Kim , Chong Kwang Chang , Min-Chul Sun , Jong Ho Yang , Thomas W. Dyer
- Applicant Address: KR Suwon-Si US NY Armonk
- Assignee: Samsung Electronics Co., Ltd.,International Business Machines Corporation
- Current Assignee: Samsung Electronics Co., Ltd.,International Business Machines Corporation
- Current Assignee Address: KR Suwon-Si US NY Armonk
- Agency: F. Chau & Associates, LLC
- Main IPC: H01L21/311
- IPC: H01L21/311

Abstract:
Semiconductor fabrication processes are provided for removing sidewall spacers from gate structures while mitigating or otherwise preventing defect mechanisms such as damage to metal silicide structures or otherwise impeding or placing limitations on subsequent process flows.
Public/Granted literature
- US20090017625A1 Methods For Removing Gate Sidewall Spacers In CMOS Semiconductor Fabrication Processes Public/Granted day:2009-01-15
Information query
IPC分类: