发明授权
US07816958B2 Means to reduce the PLL phase bump caused by a missing clock pulse 有权
意味着减少由缺失的时钟脉冲引起的PLL相位凸起

Means to reduce the PLL phase bump caused by a missing clock pulse
摘要:
A PLL includes control circuitry adapted to detect missing pulses of a reference clock and to control an output voltage of a charge pump disposed in the PLL accordingly. A signal generated in response to the detection of a missing pulse is pulse-width limited and applied to the charge pump during a first period. The detection of the pulse-width limited signal is used to generate a first slew signal that is also pulse-width limited and applied to the charge pump during a second period. The detection of the first slew signal is used to generate a second slew signal that is also pulse-width limited and applied to the charge pump during a third period. The amount of current supplied by the charge pump during the second charging period is equal to a sum of currents withdrawn by the charge pump during the first and third time periods.
信息查询
0/0