发明授权
US07994834B2 Duty cycle corrector and clock generator having the same 失效
占空比校正器和时钟发生器具有相同的功能

Duty cycle corrector and clock generator having the same
摘要:
A duty cycle corrector includes a delay unit configured to adjust an input clock and an inverted input clock with a delay value controlled in response to one or more control signals and to generate a positive clock and a negative clock, and a duty detector configured to receive the positive clock and the negative clock, to detect duty ratios of the positive clock and the negative clock and to generate the one or more control signals.
公开/授权文献
信息查询
0/0